(3/11/0^k)

ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18

Stylesheet Version v18.0

Title of Invention

METHOD FOR FORMING ROBUST SOLDER INTERCONNECT STRUCTURES BY REDUCING EFFECTS OF SEED LAYER UNDERETCHING

Application Number:

Confirmation Number:

First Named Applicant:

Kamalesh Srivastava

Attorney Docket Number: FIS9200

FIS920030359US1

Art Unit:

Examiner:

Search string:

(5462638 or 5486282 or 5796168 or 5620611 or 5937320 or 6293457 or 6468413

).pn

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass
PC	1	5462638	1995-10-31	DATTA, ET AL.		438	695
PU	2	5486282	1996-01-23	DATTA, ET AL.		205	123
PU	3	5796168	1998-08-18	DATTA, ET AL.		257	762
pe	4	5620611	1997-04-15	DATTA, ET AL.		216	108
pc	5	5937320	1999-08-10	ANDRICACOS, ET AL.		438	612
pc	6	6293457	2001-09-25	SRIVASTAVA, ET AL.		228	254
PC	7	6468413	2002-10-22	FANTI, ET AL.		205	682

Signature

Examiner Name	Date
PHAT X. CAO	6/20/05